



## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 150V, 62A,  $R_{DS(ON)} = 19m\Omega$  @ $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.



P-PAK 5X6

### ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	150	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D @ R_{\theta JC}$	62	A
Drain Current-Continuous	$I_D @ R_{\theta JA}$	13	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{\theta JC}$	248	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{\theta JA}$	52	A
Maximum Power Dissipation	$P_D$	125	W
Single Pulsed Avalanche Energy <sup>e</sup>	$E_{AS}$	183	mJ
Single Pulsed Avalanche Current <sup>e</sup>	$I_{AS}$	35	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	°C

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1	°C/W
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	20	C/W



# CEZ19R15

## Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	150			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		16	19	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2005		pF
Output Capacitance	$C_{\text{oss}}$			205		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			5		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 1.6\Omega$		25		ns
Turn-On Rise Time	$t_r$			5		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			46		ns
Turn-Off Fall Time	$t_f$			12		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		28		nC
Gate-Source Charge	$Q_{\text{gs}}$			8		nC
Gate-Drain Charge	$Q_{\text{gd}}$			6		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				62	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 30\text{A}$			1.2	V

Notes :


a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board,  $t \leq 10$  sec.


c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

d.Guaranteed by design, not subject to production testing.


e.L = 0.3mH,  $I_{\text{AS}} = 35\text{A}$ ,  $V_{\text{DD}} = 24\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms




Figure 12. Normalized Thermal Transient Impedance Curve